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Abstract 
A technique has been developed which enables 
one to cross-section specific devices or feature s 
for examination with the scanning electron micro-
scope (SEM). This method is used for in vestiga-
tion of all facets of microelectronic circuit 
manufacture from research and development to 
failure analysis of the finished product. 
Selective etching is used to prov ide con-
trast to each processed layer. Etch type and 
sequence, used for delineation, are important to 
understand since they may add artifacts to the 
cross-section, leading to erroneous analysis 
conclusions. The etchant and etch conditions 
used will be dictated by the information needed 
from a particular sample. 
Etching systems based on HF-HN03-H20 are 
used with metal oxide semiconductor (MOS) tech-
nologies. In addition, buffered silicon dioxide 
etches are also used especially to delineate 
silicon dioxide layers. 
Cross-sectional analysis enables measurement 
of processing parameters such as junction depth, 
channel length, layer thickness and leng th, layer 
composition and step coverage. 
KEY WORDS: Scanning Electron Microscope, Cross-
Section, Micropolishing, Sample Etching, MOS 
Devices, Polysilicon, Junction Delineation, 
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Introduction 
Device and processing technologies are con-
tinuously shrinking in the microelectronics in-
dustry. Modern devices use processing parameters 
of less than 3µm routinely while future devices 
will use processes designed for 1 to 2µm tech-
nologies. Cross-sectional analysis of such 
devices using the scanning electron microscope 
(SEM) is useful in product development and fail-
ure analysis . Considering this, a micropolishin g 
technique was developed which will enable one to 
cross-section a specific area or device without 
encapsulation or an apparatus specially built 
for cross-sectioning or cleaving. This technique 
will be discussed in this paper. 
In addition, the effect of selective etches, 
which are used to enhance the contrast of the 
layers of the sampl e, needs to be understood. 
Different etch types will be discussed as well as 
the effect of varying the sequence of etching and 
lighting conditions during etching. Comparisons 
of different etches are presented with considera-
tions for interpretin g the cross-section after 
preparation. 
Technique 
The micropolishing technique developed con-
sists of two stages of polishing, using common 
laboratory materials without encapsulation. Ear-
lier methods have relied on encapsulation 1 , 7 , 8 
of the sampl e or special apparatus 3 , 4 , 5 , 7 , s , to 
polish or cleave the sample. 
Encapsulating the sample to be polished ob-
scures the view of the sample making specific 
area or device analysis difficult. Any surface 
analysis after encapsulation is nearly impossible; 
increased specimen charging and l ong preparation 
time are two additional disadvantages of encapsu-
lation. 
This technique uses an X-ACTO (X-ACTO, Long 
Is l and, N.Y.) knife to hold the sampl e. The 
sampl e, which may be an indi vidual die or a small 
piece of wafer, is placed in the posit ion where 
the knife blade is normally held, as shown in 
Figure 1. This holds the sample well and does 
little damage to the portion the chuck is 
gripp in g. 
The sample itself should be no larger than 
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1. 3 cm on a side with the side to be polished 
opposite the holder (the bottom edge in Figure 1). 
If a specific area or device is to be cross-sec-
tioned it should be photographically documented 
with an optical microscope for easy location 
during polishing and to insure that the holder is 
not covering the area of interest. 
After documentation the first stage of pol-
ishing is started. The sample is placed on a 
polishing wheel with 600 grit sandpaper . The 
sample is oriented as shown in Figure 2 with the 
angle between the sample back and the gr i nding 
wheel, 0, being about 45° . The circuit side of 
the sample is facing up in Figure 2 with the 
direction of wheel spin being right to left. The 
sample is polished in this manner until the pol-
ished edge is within 50µm of the desired area of 
interest. Periodically, observation of the sample 
using the optical microscope should be done so 
that one does not rough polish through the area 
of interest. Figure 3 shows the polished edge 
after rough polishing -- note the beveled edge. 
The second step is the final pol i sh where 
the section is brought to the area of interest. 
The sample is held again at an angle, 0, of 45° 
between the back of the sample and the polishing 
wheel as shown in Figure 4. In this step the 
direction of the polishing wheel spin is away 
from the circuit face (i.e., right to left in 
Figure 4). The sampl e is held such that the di-
rection of spin is into the back of the sample. 
The fine polish uses a felt cloth on the pol i sh-
ing wheel and a slurry of 0.05µm alumina in 
deionized (DI) water. The final polish, which 
polishes from the back of the sample toward the 
circuit face, utilizes the nap of the felt cl oth 
to cause a desired rounding effect at the pol-
ished edge. As the nap contacts the back of th e 
sample , it is compressed to the wheel. Then, as 
the nap passes under the polished edge of the 
sample, the nap relaxes to its original position. 
This gives the polished edge a surface normal to 
the circuit surface as denoted by the arrow in 
Figure 5. This is the step at which the specific 
area of interest is sectioned. Periodic examina-
tion under the optical microscope is needed so 
that one does not polish compl etely th rough this 
area. For very small areas of interest examina-
tion in the SEM is often needed during the polish-
ing process. 
When the section has reached the area of in-
terest, the polished edge is rinsed with DI water 
and with methanol , then is bl own dry with dry 
nitrogen to await further processing for SEM 
observation. 
Technique Considerations 
The angle of tilt, 0, during polishing deter-
mines the bevel angle and to an extent the pol-
i shed rate and smoothness of the polished edge. 
An angle of about 45° has been found by experi-
ence to be optimal. At this angle the polished 
edge is normal to the circuit surface as was seen 
in Figure 3. If the tilt angle, 0, becomes too 
small (<30°) various layers on the processed 
sample will be damaged. Artifacts such as cracks 
in oxide layers and the substrate material are 
often observed when the tilt angle becomes too 
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Table 1: Measured Lengths for Various Angles in 
Figures 6 and 8 (£ 1 = £/cos a ). 
a oo £' £ 
a 50 £ ' 1. 004£ 
a = 100 £' 1.015£ 
a 15° £ ' 1.035£ 
a = 18° £' 1.051£ 
a 20° £' 1.064£ 
Ci 25° £' 1.103 £ 
small. Conversely, if the tilt angle, 0, exceeds 
60° the top passivation and metal l ayers become 
rounded by the nap of the polishing cloth. 
If the polished edge is not normal to the 
circuit surface there will be an error in mea-
surement of vertical parameters as shown in 
Figure 6. In this figure the electron beam 
direction is from the right, perpendicular to the 
circuit surface normal. If t is the desired 
measurement and the angle Y is the angle of the 
polished surface to the normal then the measured 
value will be: 
£ I = £/COSY ( 1) 
Table 1 shows the value of £ 1 in £ for different 
angles . Notice that for an error of 5% an angle 
of 18° can be tolerated. For an error of 10% an 
angle of 25° can be tolerated. 
Horizontal measurements will also suffer an 
error if the attitude angle, ¢ , is not 0°. The 
attitude angle is the angl e between the polished 
edge and a line para ll el with the edge of the 
structure upon which a horizontal measurement is 
to be made. For instance, if the channel l ength 
of a metal oxide semiconductor (MOS) transistor 
was to be measured, the attitude would be the 
angle between the polished edge and the edge of 
the gate region. This angle is contro ll ed by the 
pl acement of the die on the polishing wheel as 
shown in Figure 7. Figure 8 shows this in sche-
matic form where £ is the desired measurement 
and¢ is the attitude angl e . This view is from 
the surface of the circuit; the electron beam, 
during observation in the SEM, would be directed 
from the bottom of the figure. The measured 
value, £1 , is £/cos¢ , as in the earl i er example. 
Table 1 corresponds to this exampl e. This angle 
is usually small, especially in <100> material 
since the lattice plan es of the silicon substrate 
are usually aligned parallel to device features. 
If a specific area is to be cross-sectioned 
it is helpful if the area is marked in order to 
facilitate optical observation duri~g polish ing. 
Among methods used to mark an area are small 
laser blasts or scratches produced by tungsten 
probe tips used for microprobing of circuits. 
The cl eanliness of the felt cloth used for 
the final polish is also important. The surface 
of the felt cloth should be cleaned with DI water 
before polishing; a build up of polishing slurry 
should be avoided during polishing. If the felt 
cloth is not cl ean, residue from prior polishes 
will accumulate onto the sample, obscuring 
features. 
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Figure 7: Front view of sampl e during poli sh . The 
att itud e , ~. is controlled at this st ep . 
~ e----\ ----
I \ --------------- ,- polished edge 
-- \ - -- ==-1 --f' = f/cos,p-1 
(8) 
45 
3 
circuit surface--,._ 
substrate 
6 polished edge 
Figure 1: Sample posit ion in holder, arrow indi-
cates edge to be polished. 
Figure 2: Orientation of sample during the first 
stage of poli sh. The angl e of tilt , e, 
is denoted. The direction of spin of 
the polishing wheel is right to l eft. 
Figure 3: Polished edge af t er the first stage of 
polish. Arrow indicates the beveled 
edge after the first stage of poli sh. 
Figure 4: Orientation of th e sample duri ng the 
fine poli sh. The angle of tilt, e , i s 
denoted. The direction of spin of the 
poli shing wheel is right to left. 
Figure 5: Normal poli sh face at the circuit sur -
face (arrow). The l ine marker is 1O.Oµm. 
Figure 6: Error in vertica l measurement due to 
non-normal face. The measured valu e is 
£ 1 , th e desired measurement is£ and 
Figure 8: 
Y is th e angle from the normal. 
Error in horizontal measurements due to 
non-zero attitude angle. The measured 
value i s £' , th e desired measurement i s 
£ and~ i s the attitude angl e. 
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Structure Delin eation 
In order to study the various structures of 
the polis hed sample, chemical etching must be 
utilized in order to delineate the structures . 
Various etches have been discussed in the lit era -
ture 2•5•9•10 many using an HF-HN03-H20 based sys -
tem. We have found that three etches will pro-
vide data in the majority of our studies. The 
etches are: 20/1 (20 parts HN03 and 1 part HF by 
volume), KOH (saturated solution of KOH pell ets 
(85% KOH) in DI water) and common oxide (CO) 
(7 parts HF and 1 part NH4F by volume). 
The 20/1 etch is used to delineate junctions 
and doped polysilicon traces. Twenty to one 
(20/1) will al so slowly etch s ili con dioxide, 
especia ll y when the oxide i s doped with phosphorus. 
KOH etc hes aluminum allo y metal systems, delineat-
ing aluminum layers but not significant ly etching 
sil i con dioxide, polysi l icon or deline ating junc-
tions. Common oxide etches at a controlled rate 
of about 3000A per minute at room temperature 
(25°C) when the oxide is doped wi th 4% (wt.) 
phosphorus. Common oxide etch is used when 
oxide l ayers need to be delineated without etch -
ing polysi li con or delineating junctions. 
An etch commonly used is two seconds 20/1, 
followed by six seconds KOH at room temperature 
in room li ght. After apr li cat i on, the sampl e is 
rinsed in DI water, followed by methanol and 
dried with dry nitrogen. The sampl e should be 
rinsed well after etching; any etchant l eft on 
the sampl e face will continue to etch, in time 
destroying the sample. In order to avoid this 
type of degradation the sampl e should be etched 
just prior to insertion in the SEM. 
The etch sequence described above delineates 
ju nct ions, oxide, polys ili con and al uminum 
l ayers as shown in Figure 9. The aluminum layer 
is still visibl e with this technique enabling 
one to study this layer . This is an advantage 
over methods4 which completely etch back the 
aluminum l eaving a void at that location. 
Since etch rates for si li con oxides are de-
pendent on chemical compositi on (e.g. phosphorous 
concentration) and to a lesser extent, density 
and stress 6 , different types of oxide may be 
differentiated with this etch sequence . This is 
shown by the microsection in Figure 9. In 
genera l , thermally grown oxides wil l be brighter 
th an deposit ed oxides; oxides with a greater 
phosphorous concentrat ion will appear darker 
since they have a higher etch rate and are re-
cessed from the pol ished surface. 
Common oxide etch is used instead of 20/1 
etch when an oxide thickness must be measured, 
espec ially that of a gate oxide. In Figure 9 
the gat e oxide is bright and appears to be 
thi cker than it s actual thickness. Since the 
polysi licon gate and the substrate under the gate 
have been etched back at a greater rate than the 
gat e oxide, the gate oxide is protruding from the 
surface, forming a l edge. This will create two 
effects: 1) the gate oxide will be bright, 
appearing thicker than it i s, due to secondary 
el ectron emission from th e to p and bott om as well 
as the s ide of the oxide; 2) in extreme cases , 
the gate oxide will appear r ippl ed or curved due 
t o inadequate support si nce the surrounding poly-
silicon gate and substra te have been recessed. 
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Figure 9: (a) View of an MOS transitor in cross -
section . (b) Higher view. Layers are denoted as 
listed in Table 2. Bar= (a) l.Oµm, (b) O.l µm. 
Figure 10: View of an MOS transistor in a cross-
sect i on usin g fift een seconds common oxide etch. 
Layers ar e denoted as li sted in Table 2. Bar= O.l µn. 
Table 2: Layer Designation s for Micrographs 
a. top passivation 
b. aluminum layer 
c. phosphorous stabi lization layer (PSG) 
d. hotwal 1 Si02 
e. polysilicon 
f. n+ regi ans 
g. gate oxide 
h. thermal oxide (polysilicon) 
k. thermal oxide (substrate) 
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These effects are enhanced if the sample is over-
etched with 20/1 etch. 
For more accurate gate oxide measurements 
fifteen seconds of common oxide etch instead of 
20/1 etch should be used. This will etc h the 
oxide l ayers without etching the polysilicon_or 
the substrate . In this case the gate oxide is 
recessed, completely supported by surrounding 
l ayers. An exampl e is shown in Figure 10 . . 
Common oxide etch is also useful to dis-
tinguish individual oxide layers_and to diff~r-
entiate between oxide and non-oxide d1electr1c 
and passivation layers. 
Etch Considerations 
Sequence of etches performed, length of time 
etched and lighting conditions will influence the 
final product. 
To understand the influence of an etch se-
quence one must look at the effect of each in-
dividual etch. In Figure 11 a simple structure 
has been drawn schematically to investigate etch-
ing effects. The figure shows a series of pro-
files of a cross-section with the polished edge 
being the right edge of each profile; during_SEM 
observation the electron beam would be entering 
from the right side. The structure, as shown in 
view 'a' before any etching, is an aluminum to 
diffusion contact. The layers involved are a top 
passivation layer of 4% phosphorous doped silox 
(SiO ), a la yer of aluminum alloy, an n+ sub-
stra€e region and the lightly doped substrate 
itself. Views 'b', 'c' and 'd' are the structure 
after KOH only, 20/1 only and common oxide etches, 
respectively. In view 'b', only_the_alu~inu~ , 
layer is affected by the etch ~hil~ in view c 
then+ region and the top passivation are etched 
with the aluminum layer intact. With 20/1 etch, 
4% phosphorous doped oxide will etch very little, 
not affecting thickness measuremen~s. In t~e 
next view ('d' ), though, common oxide etch is 
used which significantly etches this la yer of 
oxide. 
View 'f' is the commonly used etch (two 
seconds 20/1 and six seconds KOH) and view 'e' 
is that etch sequence reversed. As covered 
earlier, KOH recesses the metal and 20/1 re-
cesses then+ region. In view 'e', if the me~al 
is recessed first, then+ area below the alu~inum 
will be recessed greater than where the aluminum 
is not contacting the substrate. This area is 
etched faster because the 20/1 etch is acting on 
then+ area not only from the side but also from 
the top due to the recessed aluminum. The dark 
area below the contact area may lead to incorrect 
conclu sions during study . The opposite sequence, 
in view 'f' , leads to consistent n+ delineation. 
The view does show excessive recess ing of the 
metal at the contact; if aluminum thickness mea-
surements are to be made, the measurement should 
be made from the top of the metal to the sub-
strate edge. Figures 12 and 13 show the etch 
sequences for views 'e' and 'f' respectivel~. 
In the next figure, Figure 14, the delinea-
tion of an MOS transistor gate structure is shown 
in profile. The structure is like that in .. 
Figures 9 and 10, discussed earlier. In addition 
to the layers present in Figure 11 we also have a 
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Phosphorous Stabil iz ation Gl ass (PSG) layer, a 
thin layer of 10% (wt.) phosphorous doped glas s; 
hotwall Si02, a silicon dioxide lay er with no 
phosphorous doping; and a thermal oxide layer 
grown from the underlying polysilicon layer. The 
polysilicon layer is doped n+. Under the poly-
si li con is the thermally grown gate oxide. 
In view 'b' only the aluminum lay er is re -
cessed by the KOH etch, no other layer is af-
fected. In view ' c ', a two second 20/1 etch 
slight ly etches the top passivation and recesses 
the doped polys ilicon layer. The PSG layer is 
etched back more than the top passivation layer 
since it has a higher concentration of phos-
phorous. Three layers, the hotwall Si02, thermal 
oxide and gate oxide, are not significantly 
affected by the 20/1 etch s ince there is no 
phosphorus in these layers. With a 20/1 etch, 
as noted ear lier, the gate oxide protrudes as a 
ledge from the sample between the recessed poly-
silicon and the underlying substrate. 
In views 'e' and 'f' the KOH, 20/1 etching 
sequence is studied. With both sequences the 
polysilicon layer and the substrate are recessed 
with the gate oxide protruding. In this example, 
note the effect of the etch sequence on the 
aluminum and top passivation. In either case, 
layer thickness measurements are not affected. 
In view 'd' the preferred etch for gate 
oxide thickness measurements is shown. A fifteen 
second co~non oxide etch will recess the gate 
oxide and the PSG layer. The top passivation 
oxide layer will be recessed and reduced in 
thickness by common oxide etch . If top passiva-
tion oxide measurements are required for such a 
section when using common oxide etch, a masking 
layer of gold should be evaporated onto the cir-
cuit surface prior to the etch to protect the top 
passivation surface. 
Verification of the two preceding examples 
can be done by etching a sample and observing the 
polished edge at a grazing angl e by rotating the 
sample without changing the tilt angl e great ly. 
Examples of an aluminum to substrate contact an~ 
gate structure etched with two seconds 20/ 1 - six 
seconds KOH (Figure 15) and fifteen seconds com-
mon oxide (Figure 16) are shown. Notice in 
Figure 15 that the junctions are delineated and 
the polysilicon and aluminum layers are recessed; 
the gate oxide is protruded. In Figure 16 the 
top passivation is recessed and, to a lesser ex-
tent, so is the hotwall Si02 and the gate oxide 
layer. There is no junction delineation and no 
recessing of the polysilicon and aluminum layers. 
With either etching sequence none of the struc-
ture la yers is recessed excessively so that sur-
face (i.e., at the cross-section surface) infor-
mation of each layer is available. Other etch 
sequences reported in the literature 5 , 10 severely 
recess various layers, reducing available data. 
Diffusion or implant regions that are deeply 
dr iven or lightly doped will not delineate well 
with the two second 20/1 etch discussed earlier. 
In order to delineate such a structure, etching 
in 20/1 for a longer time will often delineate 
the lightly doped areas at the expense of over-
etching other layers of the sample. 
If the lightly doped region is not 
Top Passivation 
Oxide 
Aluminum 
n+ Region 
Silicon 
Substrate 
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a) no etch b) 6 sec. KOH c) 2 sec. 20/1 d) 15 sec. 
co 
e) 6 sec. KOH 
2 sec. 20/1 
f) 2 sec. 20/1 
6 sec. KOH 
Figure 11: Schematic profile of an aluminum to substrate cross -section exposed to various etches . 
Figure 12: Aluminum to substrate contact cross-section with six seconds KOH and two seconds 20/1 etch. 
Recessed area in then+ region directly below the contact is denoted by the arrows, al l 
other l ayers are denoted as listed in Table 2. The line marker i s l.Oµm. 
Figure 13: Aluminum to substrate contact cross - section with two seconds 20/1 and six seconds KOH etch. 
Recessed area in the aluminum layer is denoted by the arrows , all other layers are denoted 
as li sted in Table 2. The line marker is l .Oµm. 
Top Passivation 
Oxide ~ ----
Aluminum 
PSG ~ ::::===t 
Hotwall Sio2 _ 
Thermal 
~:,i:;lic:=: t 
Gate------
Oxide ~ 
Substrate a) no etch b) 6 sec. 
KOH 
c) 2 sec. 
20/1 
d) 15 sec. 
co 
e) 6 sec. KOH f) 2 sec. 20/1 
2 sec. 20/1 6 sec. KOH 
Figure 14: Schematic profile of an MOS transistor gate structure exposed to various etches. 
delineated after an extended etc h, etc hing with 
20/1 under int ense light will delineate the 
region . Other layers of the structure will be 
overetched . Frequently the doped region is still 
diff i cult to observe; rotating the sampl e, as in 
Figures 15 and 16, will permit improved examina-
t i on of the region. 
Example s 
Random Si ngl e Bit Failures 
The microsectioning technique was used to 
isolate a random sing l e bit failure on the 64K 
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Dynamic Random Access Memory (DRAM). A poss ibl e 
failure mechanism was a random masking error 
during an early processing step which partially 
masked an ion implant in the failing memory cel l. 
In order to test the hypothesis, the failing bit, 
one of 65,536 bits, needed to be cross-sect i oned 
in order to study the ion implant process. A 
failing die was se lected, the failing bit was 
l ocated and marked by a series of las er blasts 
that formed a crossha ir with the failing cell at 
the center of the crosshair . With the crosshair, 
locating the spec ific cell was eas ier during the 
pol i shing stages. 
Cross-Sect i onal Analysis of Sili con Devices 
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Figure 15: Grazing angle view of an MOS transistor 
and aluminum to substrate contact cross - section 
after a two second 20/ 1 and six second KOH etch. 
The layers are denoted as listed in Table 2, the 
bar= l .Oµm. A thin layer of gold has been evapo-
rated onto the poli shed surface after sample etch-
ing. 
Figure 16: Grazing angle view of an MOS transistor 
and aluminum to substrate contact cross-section 
after a fifteen second common oxide etch. The layers 
are denoted as li sted in Table 2, the bar= 1.0µm. 
A thin layer of gold has been evaporated on the 
polished surface after sample etching. 
Figure 17: Cross-section of the failing bit. The 
affected implant region is designated with the 
arrow. The layers are denoted as listed in Table 
2, the bar= l.Oµm. 
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Figure 18: Cross-section of a functional bit. 
The layers are denoted as listed in Table 2, the 
bar= 1.0µm. Arrow indi cates location of properly 
located implant. 
Figure 19: Cross- section view of multi -oxide 
layer device etched with two seconds 20/ 1 and s ix 
seconds KOH etches. The layers are denoted as 
listed in Table 2 except: i) initial 8% P doped 
oxide; u) undoped deposited oxide; j) 8% P doped 
oxide. The bar= O.l µm. 
Figure 20: Cross-section view of multi-oxide 
layer device etched with fifteen seconds common 
oxide etch. The l ayers are denoted as listed in 
Table 2 and Figure 19. The bar= O.l µm. 
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Figure 21: Cross-section view of two layer top 
passivation etched with two seconds 
20/1 and fifteen seconds common oxide 
etches. The top layer is designated 
t and the bottom layer is t , the line 
marker is l.Oµm. 
Figure 22: Grazing angle view of two layer top 
passivation cross-section etched with 
two seconds 20/1 and fifteen seconds 
common oxide etches. The layers are 
denoted as listed in Figure 21, the 
line marker is l.Oµm. 
Figure 23: Cross-section of an open aluminum to 
substrate contact. The layers are 
denoted as listed in Table 2. The 
line marker is l.Oµm. 
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Figure 24: Cross-section sequence of aluminum 
step coverage over a poly II-poly I 
step. The layer s are denoted as 
listed in Table 2 except pl is poly 
and p2 is poly II. The line marker 
is l.Oµm in each view. 
Figure 17 shows the cross-section obtained 
from the failing bit and Figure 18 i s a control 
bit which was functional. A comparison 9f the 
two bits show that the implant on the right side 
of the transfer gate (arrow in Figures 17 and 18) 
is removed from the edge of the gate on the fail-
ing bit while the control bit has the implant 
near the edge of the gate. This was expected if 
the hypothesis proposed was correct. 
Oxide Layer Location 
A process was studied where a la yer of oxide 
with 8% (wt.) phosphorous was deposited over the 
polysilicon layer. An additional layer of un-
doped oxide was then deposited, followed by 
another layer of 8% (wt.) phosphorous doped oxide. 
A sample was cross-sectioned and the oxide 
layers were studied at a polysilicon step. 
Figure 19 shows a cross-sectional view when 
etched with two seconds 20/1 and six seconds KOH. 
The initial phosphorous doped layer cannot be 
seen well near the polysili con layer since both 
l ayers are recessed . Since that etch sequence 
did not work well, the sample was repolished and 
Cross-Sectional Analysi s of Si li con Devices 
etched with common oxide. With this sample pre-
paration the oxide layers are better differenti-
ated as shown in Figure 20. 
Thus, by choosing the appropriate etch to 
affect the oxide la yers in question, the problem 
at hand was solved in a timely manner. 
Layer Structure 
During investigation of different top pas-
sivation layer types, the lay er type and structure 
for a certain device needed to be determined . 
The device was cross-sectioned and etched with 
two seconds 20/1 and fifteen seconds common oxide 
etch. Observation of the cross -section with the 
electron beam normal to the surface indicated 
there were two layers, as shown in Figure 21. 
The relative thickness can be determined from the 
micrograph but one cannot tell which layer is re -
cessed greater. By rotating the sample slightly, 
as was done in Figures 15 and 16, one can make 
a better judgement as shown in Figure 22. The top 
layer is recessed greater than the thinner bottom 
layer. It was concluded that the top layer was a 
phosphorous doped oxide and the bottom l ayer was 
an undoped oxide or a silicon nitride. 
Further analysis using energy dispersive 
spectrometry (EDS) and secondary ion mass spec-
trometry (SIMS) confirmed that the top layer is 
4% (wt.) phosphorous doped oxide and the bottom 
layer is an undoped oxide. 
Step Coverage 
Step coverage of the aluminum (or other 
process l ayers) at various steps and contacts is 
a very important parameter. Step coverage i s 
dependent not only on the metal system used but 
a l so on the underlying topography . During mea-
surement of contact step coverage , the step cov-
erage must be measured at the center of the con-
tact; usin g the method outlined ear l ier will 
guarantee a cross - section through the middle of a 
contact. With the conventional cleave and stain, 
microsec tionin g a specific contact in the middle 
is hit and miss at best. An example of a cross-
sect ion for step coverage measurement at a speci-
fic contact is Figure 23 showing an open aluminum 
line at a diffusion contact. This contact was 
not covered by the top passivat ion layer while 
all other contacts on the die were protected. 
During normal fabrication processes this particu-
lar contact was exposed to additional etching 
which thinned the metal layer at the contact 
oxide step. The passivation layer present in 
Figure 23 was deposited just prior to micro-
polishing to protect the aluminum layer during 
polishing. Thus, using the technique outlined 
here, a specific contact was easily microsec-
tioned for step coverage measurements and study. 
The effect of topology and complicated steps 
can be studied as shown in the sequence of Figure 
24. The feature studied i s an aluminum step over 
a polysilicon layer (poly II) which steps over 
another polysilicon layer below it (poly I) run-
ning perpendicular to poly II. Running parallel 
to poly I and above poly II is the aluminum layer 
which must cover the poly II-poly I step. In 
Figure 24a we see poly II before it encounters 
poly I. In Figure 24b poly II is in transition, 
making the step up onto poly I. The area below the 
poly II level is the edge of the actual poly II 
step over poly I. In Figure 24c poly II is situ-
ated over poly I which is now visible. With this 
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series of cross-sections one can see that ade-
quate metal coverage is maintained. The width 
of the aluminum line in this example is less than 
4µ111. Since the three sections shown in the above 
example were performed on the same metal trace, 
sectioning resolution of nearly lµm is demon-
strated. 
Summary 
A technique for cross-sectional analysis of 
a specific area has been presented. The technique, 
using commonly available l aboratory materia l s, 
requires no encapsulation or apparatus specially 
built for cross -sectioning or cleaving. Two 
stages of polishing are used : a rough polish to 
get near the area of interest and a final polish 
to obtain the specific area cross - section. Sampl e 
preparation is mini mal, which makes this technique 
rapid . 
The tilt and attitude angles of the micro-
section will affect measurements performed on the 
microsection . It was shown that for an angle of 
18° an error of 5% will exist. Actual polishing 
experience shows that the attitude and tilt angles 
are l ess than 18° in most s itu ations . 
Structure delineation using 20/1, KOH and 
common oxide etches was s tudied. Etch type and 
order will change the final cross-section. The 
infor mation needed will dictate what etch type 
will be used. In general , two seconds 20/ 1 
foll owed by six seconds KOH works well ; for gate 
oxide measurements fifteen seconds of common 
oxide etch is preferred. 
Recession of layers by each etch was studied 
and verified by observation of etc hed samples 
rotated to a graz ing angle with respect to the 
el ectron beam. 
Examples of cross-sections produced by the 
technique and experiments where different etching 
sequences were required were presented. This in-
cluded cross-sec tionin g a specific bit in a 64K 
DRAM and aluminum step coverage at a spec ific 
contact and step. 
Acknowledgements 
The authors would like to thank Cindy Cook 
for her assistance in preparing this paper into 
its final form. 
References 
1. Angelides PG (1981) Precision Cross-Sectional 
Analysis of LSI and VLSI Devices, in: 19th 
Annual Proceedings of Reliability Physics 
Symposium, IEEE, El ectron Devices and Reli-
ability Societies, NY, 134-138. 
2. Blais PD, Rai-Choudhury P, Ostroski JW (1975) 
Bulk Stain Effect in Si licon Substrates HF 
Interaction With Boron Diffused Si lic on. NTIS 
U.S. Dept of Commerce (RADC-TR-75-145), 
Springfield, VA. 
3. Hammond BR, Vogel TR (1982) Non-encapsulated 
Microsectioning as a Construction and Failure 
Analysis Technique, in: 20th Annual Pro-
ceedings of Reliability Physics Symposium, 
IEEE, NYC, NY 221-223. 
D.S. Koellen, D.I. Saxon, K.E. Wendel 
4. Jansen B (1961) A Rapi d and Accurate Method 
for Measuring the Thickness of Diffused 
Layers in Silicon and Germanium. Solid-State 
Electronics . l, 14-17. 
5. Joens SW, Shah KK, Shishido HT (1982) Cross-
Sect ional Characterization of Semiconductor 
Devices By A Scanning Electron Microscopy 
Technique. Scanning Electron Microscopy, 
1982; II: 573-580. 
6. Kern W. (1976) Analysis of Glass Passivation 
Layers on Integrated-Circuit Pellets by 
Precision Etching. RCA Review, I!_, 78-106. 
7. Mills T, Sponheimer EW (1982) Precision VLSI 
Cross -Sectioning and Staining, in: 20th Annual 
Proceedings of Reliabil i ty Physics Symposium, 
IEEE, NYC, NY, 214-220. 
8. Mill s T (1983) Precision VLSI Cross-Sect i oning 
and Staining (update), in: 21st Annual Pro-
ceedings of Reliability Physics Symposium, 
IEEE, NYC, NY, 324-331. 
9. Nicol ay IF (1969) Junction Delineation and 
Dislocation Revealing in Silicon by the 
HI04-HF-HzO System. Solid -State Electronics 
.!l, 446-4118. 
10. Wendel KE (1977) Rapid Evaluation of Pro-
cess i ng Geometries By The Examination of 
Cleaved Samples in the SEM, in: Proceedings 
of Advanced Techniques in Fai lu re Analysi s, 
IEEE/Inter. Metallographic Society, Los 
Angeles, 132-134. 
Discussion With Reviewers 
J.R. Beall: Are all cross-sections coated for 
SEM examination? 
S. Joens: After you have completed your sample 
preparat i on, are the sampl es coated for conducti-
vity before SEM examination? 
Authors: No, samples are not coated before exa-
mination with the SEM. All sections in this 
paper are uncoated except for Figures 15 and 16. 
Coating is only used if absol utely necessary to 
reduce charging and improve resolution. Coating 
can obscure small features and eliminate contrast 
mechanisms. 
S. Joens: At what accuracy can you control your 
rate of final polish? How small of an area of 
interest can you polish through? 
J. Devaney: Can you section a particu l ar-sma ll 
=2µm area on a s ingl e die? 
Authors: Yes, sect i ons have been performed on a 
particu la r structure with a diameter of l ess than 
l µm. In additi on, as many as el even sections 
have been performed through a particular aluminum 
line 3.5µm wi de at a spec ific l ocation. In the 
text, r i gures 24a, 24b and 24c are thre e sections 
withi n a distance of l ess than 4µm on a single 
die sampl e. 
J. Devaney: Do you make your etc hes fresh each 
time and what is their shelf life? 
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J.R .Beall: Are the reported etch times she,f 
life dependent? 
Authors: No, etches are not made up fresh each 
time. Etches are prepared in small enough quan-
tities (<30ml ) such that the stock is depleted 
before degradation occurs . KOH may be stocked 
for up to a year. Acid mixtures, such as 20/1, 
kept in pl astic bottles should be replaced 
monthly. 
J . R. Beall: Are the reported etch times process 
dependent? 
Authors: Yes, etch times are affected by the 
process . Etch times gi ven in the text are typi-
cal for the samples produced in-house. The etch 
time will depend on dopant levels and densit y of 
the processed layers. 
J . Reimer: What is the approx imate total time 
for sectioning and etching a sampl e as shown in 
Figure 18? 
Authors: Figure 18 is not a microsection through 
a spec ifi c memory cell. Since the memory ce ll 
struc tu re is repeated, the rough grind and polish 
could be performed and then inspected under a 
high magnification light microscope to verify 
that a memory cell structure has been micro-
sect io ned. Thi s would result in a sectioning and 
etchi ng time of less than ten minutes. When a 
spec ifi c l ocation is prepared, as in Figure 17, 
the preparat i on time is l onger. Sin ce a specific, 
one of a kind,area i s to be sectio ned one must 
be careful and make more frequent high magnifi-
cat ion in spect i ons using the l ight microscope. 
The sect ion performed in Fi gure 17 through a 
spec i fic memory cel l was prepared in l ess than 
one hour. The distance remaining from the edge 
of the rough grind to the desired structure is 
another determining factor in the amount of time 
required for sample preparation. 
J . Reimer: You mention that you pol ish a sample 
by holding it at an angle, e , of 45° (Figure 4). 
Also, wi th your references 4,5 you imply that you 
are not using a specia l apparatus to poli sh a 
sample. Pl ease comment on how you maint ain hold-
ing a sample in place dur ing polishing at a 45° 
angle without using some kind of fi xture for 
contro l. 
J.R. Beall: How is rea li gnment accomplished when 
a cross-section is interrupted, inspected and 
then continued ? What type of support is used to 
hold the chuck dur in g grinding and pol ishing? 
Authors: No spec ial apparatus or fixture is used 
to hold the sampl e (and X-ACTO holder) in pl ace 
during pol i sh, it i s simply held with the hand. 
This provides adequate contro l of placement for 
realig nment of the sampl e aft er inspect ion. The 
angle , e , of 45° i s a recommended angle and can 
vary somewhat s inc e the nap of the poli shing 
wheel is induci ng the normal polished edge of 
the sample. Only when the angl e e becomes too 
small (=30°) or too l arge (=60°) are artifacts 
introduced. 
J . Devaney: What speed do you use on your poli sh-
in g wheels? 
Authors: Polishing wheel speeds are variable, 
normally 800 RPM is used. 
Cross-Sectional Analysis of Silicon Devices 
J.R. Beall: What are the typical beam voltage 
and current used? 
Authors: The typical beam volta ge is 20kV with 
a beam current of about 4xl0- 1 1 A. 
J. Devaney: Do your etches also attack the die 
surface, damaging its structure? 
Authors: Yes, the die surface is attacked by the 
etch as discussed in the etch considerations sec-
tion and shown in Figure 11, view 'd'. For most 
studies this i s insignificant and does not damage 
the structure. In those cases where it may affect 
the data the surface may be protected by a layer 
of gold. The layer of gold may be selectively 
deposited only on the circuit surface but not the 
polished edge by facing the polished edge away 
from the basket filament during gold evaporation. 
Another method of protecting the surface is apply-
ing a thin layer of cl ear fingernail polish before 
sectioning and removing the fingernail polish, 
after sectioning, using methanol. 
Simon Thomas: One has to be extremely cautious 
in m§asuring gate oxide thickness (typically now 
~200A) using cross - sectioning/SEM. In view of the 
limited resolution (~60-100~) in commercial SEM' s 
and the presence of two "ridges" on either side 
of the oxide, the oxide thickness measurement is 
subject to significant error (Figures 9a, 10, 19 
and 20). What is the accuracy and precision in 
the gate oxide thickness measurement from the 
authors' experience? 
Authors: Yes, we agree that there is significant 
error in gate oxide measurements using the SEM. 
TEM cross- section is probably a superior method 
though sampl e preparation is much slower and very 
tedious. The discussion of the gate oxide mea-
surement in the text was for thicker oxides and 
was to emphasize artifacts introduced during sam-
ple delineation . 
S. Thomas: In Figure 10 please comment on the 
void (dark spot) in the oxide, close to the poly 
edge. How much of it is genuine and how muc8 is 
accentuated by the HF etching? 
Authors: The void is located at the intersection 
of four types of oxide, coverage may not be com-
plete at this point. The void, though, is greatly 
exaggerated by the HF etch. 
S. Joens: When polishing a sample for metal char-
acterization, do you have difficulty with metal 
smearing? If so, how do you prevent this from 
occurring? 
Authors: Yes, metal will smear if there is not a 
protective layer over the metal. In most cases 
there wil l be a layer of top passivation over the 
metal, often a layer may be added prior to polish 
as was done in the example of Figure 23. We have 
also experimented with using cl ear fingernail 
polish as a protective l ayer; further development 
is being done currently. Even with a protective 
layer, the metal may smear slightly but any evi-
dence of smearing will be removed during delinea-
tion with KOH. 
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J. Reimer: In Figure 24c, aluminum covers the 
right side of P2 step at less than 50% of the 
nominal aluminum thickness value. While you 
cons ider this adequate, what is the minimum 
acceptab l e percent step coverage for the device 
shown? 
Authors: Minimum acceptab l e step coverage speci-
fication is propr ietary information. 
J . Reimer: Please explain what further process-
ing caused the open aluminum at the contact step 
shown in Figure 23 and why the aluminum was not 
protected by passivation glass at the contact 
step area of that particular contact only? 
Authors: The particular contact in Figure 23 was 
the only contact on the die that was located with -
in the top passivation bond pad opening. The 
further processing that caused the open aluminum 
at the contact step was part of the normal fabri-
cation procedure which is proprietary information. 
Sample preparation did not cause the open 
aluminum. 
S. Thomas: On compari son with Figure 10, the 
common oxide etching did not delineate the layers 
in Figure 20 too well, especially considering the 
very high phosphorous content in the PSG. 
Comments? 
Authors: Yes, the contrast between the layers in 
Figure 20 is not as good as in Figure 10. The 
sampl e in Figure 20 was processed in a different 
manner than the sampl e in Figure 10. 
S. Thomas: Please explain the irregular line 
present on the substrate below the transfer gate 
(but not under the capacitor) in Figure 17 but 
not in Figure 18. 
Authors: The lin e in question is present on both 
samples but, because of the contrast of Figure 18, 
the line is not visible. The line is an artifact 
of the recession of the substrate below the field 
and gate oxide but is not apparent in the capaci-
tor because of the implant directly below the 
gate oxide. 
Reviewer 6: You mention that when one severely 
recesses various layers (especially the aluminum 
layer) during sample preparation that data is 
lost. Could you please give some examples? 
Authors: Yes, an immediate example is the exa-
minati on of mult i - layered systems (e.g. a refrac-
tory metal layer overlaying poly) where the etch-
ant used recesses all the layers involved such 
that only a void is left where the multi-layer 
system was. The structure, thickness and uni-
formity of the layers could not be studied. Also, 
a luminum doped with silicon is used extens i vely 
as a metallization layer. Si lic on precipitates 
will form in the aluminum during normal processing. 
By using the correct etch and only recessing the 
aluminum sl i ght ly the position, size and linear 
density of the precipitate may be stud i ed . This 
data would be lost if the metallization layer was 
severe ly recessed. 

